# JIAYONG LI RESUME

# **Education**

## D-ITET(Electrical Engineering Department) - ETH Zürich, Switzerland

09/2021 - now

· MSc in Quantum Engineering

School of Physics - Peking University(PKU), China

09/2017 - 07/2021

· Bachelor of Science

# **Internship**

Intern in Digital Design IC for Machine Learning Acceleration - Huawei Zürich Research Center

10/2022 - 03/2023

- · Hardware-software codesign for smart data mover on Ascend platform
- · Enhanced DMA design for Da Vinci Architecture in Huawei Ascend Al processor
- · Custom operators development on both GPU and Ascend
- · Up to 7x acceleration for convolution operators in EfficientDet on MOT17 task
- · Up to **10**% acceleration for the matrix-matrix multiplication operators for an internal recommender model **with-out any precision loss**

# **Project Experience**

If you are interested in more details, visit: jia-yli.github.io/projects.

## On Going

Wide-FOV Event-based Vision System on Jetson - Prof. Luca Benini's Group, ETH

10/2023 - Now

- · Interface board (PCB) design for event-based sensor array
- · Driver implementation and CUDA kernels for event stitching and processing
- · Object detection and tracking algorithm for event-based data

#### 2022 - 2023

FPGA In-Network Storage Deduplication - Prof. Gustavo Alonso's group, ETH

04/2023 - 01/2024

- · Distributed network middleware for deduplication, support all common requests (write/read/erase)
- · Software-hardware stack including RDMA, distributed hash table, and Linux kernel module (device mapper)
- $\cdot$  Single board: **100 Gbps** throughput and < **26**  $\mu s$  latency for all requests (**10x** faster than previous result)
- $\cdot$  10 boards: linearly scale to **1 Tbps** throughput and < **35**  $\mu s$  latency for all requests
- · Preparing for submission

Dynamic Rendering of Neural Implicit Representations in VR - Course Project,

10/2023 - 12/2023

Mixed Reality, ETH

- · Time series geometry and color information extraction and simplification from SDF-based models
- · Real-time on-device rendering of dynamic meshes in VR
- · Link to Github

## Eclipse: Tapeout and Testing - Prof. Luca Benini's group, ETH

05/2022 - 07/2023

- · A SoC using PULPissimo architecture, which features SR extension, X-interface, and T-head DIV/SQRT unit
- · Tapeout: system integration and full backend process in TSMC 65nm
- · Testing: real chip is tested on the tester for speed and power, 370MHz@1.2V and room temperature
- Link to Eclipse in IIS Chip Gallery, link to more details on Eclipse architecture and testing results

### RISC-V Stochastic Rounding(SR) Extension - Prof. Luca Benini's group, ETH

02/2022 - 07/2022

- · First open-source hardware SR implementation
- · Design of rounding unit that supports the five existing RISC-V rounding modes and SR extension
- · Transprecision capability: supports different floating-point(FP) formats from FP64 to custom FP8.
- · Integrated into OpenHW Group's CVFPU as an extension for the RISC-V FP specification: link to GitHub

# 2021 and Before

Undergraduate Research in Topological Photonics - Prof. Renmin Ma's Group, PKU 02/2018 - 07/2021

- · The first exploration of polarization vortices outside the first Brillouin zone
- · Design and simulation of photonic crystal nano-cavities with novel polarization characteristics
- · Theoretical analysis of higher-order Bloch waves and generic model for polarization singularities
- · Follow-up work published in Nature Communications: link to publication

# **Skills**

- · Software: COMSOL Multiphysics, MATLAB, Wolfram Mathematica, Unity, Blender.
- · Coding and scripting: C, C#, C++, CUDA, Python, Java, Scala, SystemVerilog, Tcl, Bash
- · Industry-standard VLSI design tools: QuestaSim, Verilator, Vivado, Synopsys Design Compiler, Innovus, Calibre
- · Others: Linux Kernel Module, Docker

# **Others**

Silver medal in 33rd Chinese Physics Olympiad, CPhO
Silver medal in 32nd Chinese Physics Olympiad, CPhO
11/2015